

SYSTEM BLOCK DIAGRAM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 10
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

| 1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA | | | |
|--|-----------------|--|----------------------------------|
| 1 | | | SIGNAL (1/2 OZ + COPPER PLATING) |
| 2 | PREPREG (3 MIL) | | SIGNAL (1/2 OZ) |
| 3 | PREPREG (3 MIL) | | GROUND (1/2 OZ) |
| 4 | CORE (3 MIL) | | SIGNAL (1/2 OZ) |
| 5 | PREPREG (5 MIL) | | CUT POWER PLANE (1 OZ) |
| 6 | CORE (5 MIL) | | CUT POWER PLANE (1 OZ) |
| 7 | PREPREG (5 MIL) | | SIGNAL (1/2 OZ) |
| 8 | CORE (3 MIL) | | GROUND (1/2 OZ) |
| 9 | PREPREG (3 MIL) | | SIGNAL (1/2 OZ) |
| 10 | PREPREG (3 MIL) | | SIGNAL (1/2 OZ + COPPER PLATING) |


BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS




I/O AREA




INVERTER



MECH. HOLES



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-6537 | B |
| SCALE | SHT | OF |
| NONE | 4 | 44 |









SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|-----------------|------|
| D | 051-6537 | B |
| SCALE | SHT | |
| NONE | 10 ⁰ | 44 |



NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-6537 | B |
| SCALE | SHT | |
| NONE | 11 | 44 |



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|---------------|----------------------------|-----------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-6537 | REV. B |
| | SCALE NONE | SHT 15 | OF 44 |





| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS |
|-------------|---------------------------|------------|---------|----------------------|
| 197S0608 | 197S0038 | ALTERNATE | Y1 | Alt. for Siward Part |

Y1's LOAD CAPACITANCE = 16 pF

XT1/SCLK XT2

RSDM1 DM1 DP1 RSDP1

RSDM2 DM2 DP2 RSDP2

RSDM3 DM3 DP3 RSDP3

RSDM4 DM4 DP4 RSDP4

RSDM5 DM5 DP5 RSDP5

RREF F11

OC1 B12

OC2 B11

OC3 B10

OC4 A10

OC5 B9

PPON1 C12

PPON2 A11

PPON3 C11

PPON4 C10

PPON5 A9

NC1 P6

NC2 M6

NTEST1 M8

SMC M7

TEB N7

AMC P7

TEST L8

NANDTEST M10

SRCLK M9

SRDTA N9

SRMOD P9

AVSS AVSS

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F

AVSS F


AVSS F


AVSS F


AVSS F

AVSS F

AVSS F</







Int.TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMP LINE SHOULD BE ROUTED AS ANTL SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

CRITICAL
U47
RAGE MOBILITY
M10-CSP64
64MB-SOFGL
BGA
(5 OF 6)

CRITICAL
Q23
SI3446DV
TSOP

CRITICAL
U47
RAGE MOBILITY
M10-CSP64
64MB-SOFGL
BGA
(5 OF 6)

GPU Vcore - 1.2V

(PUT ALL CAPS BELOW ATI ASIC)


GPU Vcore SUPPLY

WHEN Vcore_CNTL HIGH => 1.2V
1.2V = 0.8V * (1 + R329 / (R328//R330))
WHEN Vcore_CNTL LOW => 1.0V
1.0V = 0.8V * (1 + R329 / R330)


M10 CORE PWR/LVDS/TMDS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




EXTERNAL VIDEO (DVI) INTERFACE







LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




SLEEP LED




TOP CONTACT ZIF KEYBOARD CONN




TRACKPAD/PWR BTN CONN



DEBUG HELPERS



KEYBOARD PULLUPS



KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6537 | B |
| SCALE | NONE | SHT | OF |
| | | 23 | 44 |



LEFT I/O & AUDIO BOARD (LIO)

USB MODEM/SOFT MODEM

RIGHT USB BOARD

SERIAL DEBUG INTERFACE

FAN INTERFACE FAN CONTROLLER

FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6537 REV. B

SCALE NONE SHT 25 OF 44

D

D

C


C

B

B

A

A



Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| CONFIG DEFINITIONS | | CONFIG INPUTS | | | |
|--------------------|----------|---------------|-----------|-----------|-----------|
| PIN | BIT[2:0] | PIN | BIT[2] | BIT[1] | BIT[0] |
| VDDO | 111 | CONFIG<0> | PHYADR[2] | PHYADR[1] | PHYADR[0] |
| LED_LINK10 | 110 | CONFIG<1> | ENA_PAUSE | PHYADR[4] | PHYADR[3] |
| LED_LINK100 | 101 | CONFIG<2> | ANEG[3] | ANEG[2] | ANEG[1] |
| LED_LINK1000 | 100 | CONFIG<3> | ANEG[0] | ENA_XC | DIS_125 |
| LED_DUPLEX | 011 | CONFIG<4> | MODE[2] | MODE[1] | MODE[0] |
| LED_RX | 010 | CONFIG<5> | DIS_FC | DIS_SLEEP | MODE[3] |
| LED_TX | 001 | CONFIG<6> | SEL_BDT | INT_POL | 75/50 OHM |
| VSS | 000 | | | | |

 APPLE COMPUTER INC.

| | | | | | |
|-------|------|----------------|----------|------|----|
| SIZE | D | DRAWING NUMBER | 051-6537 | REV. | B |
| SCALE | NONE | SHT | 26 | OF | 44 |



DSx Strap Options
0 = Bilingual port
1 = A-only port

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------------|
| 197S0011 | 197S0052 | ALTERNATE | G2 | Alt. for Siward Part |

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6537 | B |
| SCALE | SHT OF | | |
| | NONE | | 27 44 |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------|-------------------------|------------|
| 341S1008 | 1 | IC, PMU, V81B | U29 | |

CPU_VCORE_HI_OC/PMU_AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V_MAIN or +3V_SLEEP which will act as our pull-down since both are off during PMU reset.

| (PMU_AP) | |
|-----------------------|----------------------|
| 44 CPU_VCORE_HI_OC | 7 33 |
| 43 INT_RESET_L | 9 13 29 |
| 42 MAIN_RESET_L | 14 17 18 19 24 29 39 |
| 41 NC | |
| 40 PMU_INT_NMI | 14 |
| 39 PMU_EPM | 29 |
| 38 INT_PU_RESET_L | 13 25 29 |
| 37 PMU_CPU_HRESET_L | 6 39 |
| 36 PMU_ACK_L | 14 |
| 35 PMU_CLK | 14 |
| 34 PMU_FROM_INT | 14 |
| 33 PMU_TO_INT | 14 |
| 32 PMU_REQ_L | 14 |
| 31 PMU_LID_CLOSED_L | 23 29 39 |
| 30 PMU_RESET_BUTTON_L | 23 29 |
| 29 PMU_NMI_BUTTON_L | 29 |
| 28 | |
| 27 | |
| 26 | |
| 25 | |
| 24 | |
| 23 | |
| 22 | |
| 21 | |
| 20 | |
| 19 | |
| 18 | |
| 17 | |
| 16 | |
| 15 | |
| 14 | |
| 13 | |
| 12 | |
| 11 | |
| 10 | |
| 9 | |
| 8 | |
| 7 | |
| 6 | |
| 5 | |
| 4 | |
| 3 | |
| 2 | |
| 1 | |

| | |
|--------------------------|--|
| P50_WRL_WR | |
| P51_WRH_BHE | |
| P52_RD | |
| P53_BCLK | |
| P54_HLDA | |
| P55_HOLD | |
| P56_ALE | |
| P57_RDY_CLKOUT | |
| P60_CTS0_RTS0 | |
| P61_CLK0 | |
| P62_RXD0 | |
| P63_TXD0 | |
| P64_CTS1_RTS1_CTS0_CLKS1 | |
| P65_CLK1 | |
| P66_RXD1 | |
| P67_TXD1 | |
| P70_TXD2_SDA_TA0OUT | |
| P71_RXD2_SCL_TA0IN_TB5IN | |
| P72_CLK2_TA0OUT_V | |
| P73_CTS2_RTS2_TA1IN_V | |
| P74_TA2OUT_W | |
| P75_TA2IN_W | |
| P76_TA3OUT | |
| P77_TA3IN | |
| P80_TA4OUT_U | |
| P81_TA4IN_U | |
| P82_INT0 | |
| P83_INT1 | |
| P84_INT2 | |
| P85_NMI | |
| P86_XCOUT | |
| P87_XCIN | |
| P90_TB0IN_CLK3 | |
| P91_TB1IN_SIN3 | |
| P92_TB2IN_SOUT3 | |
| P93_DA0_TB3IN | |
| P94_DA1_TB4IN | |
| P95_ANEX0_CLK4 | |
| P96_ANEX1_SOUT4 | |
| P97_ADTRG_SIN4 | |
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P20_A0_D0 | |
| P21_A1_D1_D0 | |
| P22_A2_D2_D1 | |
| P23_A3_D3_D2 | |
| P24_A4_D4_D3 | |
| P25_A5_D5_D4 | |
| P26_A6_D6_D5 | |
| P27_A7_D7_D6 | |
| P30_A8_D7 | |
| P31_A9 | |
| P32_A10 | |
| P33_A11 | |
| P34_A12 | |
| P35_A13 | |
| P36_A14 | |
| P37_A15 | |
| P40_A16 | |
| P41_A17 | |
| P42_A18 | |
| P43_A19 | |
| P44_CS0 | |
| P45_CS1 | |
| P46_CS2 | |
| P47_CS3 | |
| BYTE | |
| XOUT | |
| XIN | |
| RESET | |
| VREF | |
| CNVSS | |
| VSS | |

| | |
|--------------|--|
| P00_D0 | |
| P01_D1 | |
| P02_D2 | |
| P03_D3 | |
| P04_D4 | |
| P05_D5 | |
| P06_D6 | |
| P07_D7 | |
| P10_D8 | |
| P11_D9 | |
| P12_D10 | |
| P13_D11 | |
| P14_D12 | |
| P15_D13_INT3 | |
| P16_D14_INT4 | |
| P17_D15_INT5 | |
| P20_A0_D0 | |
| P21_A1_D1_D0 | |
| P22_A2_D2_D1 | |
| P23_A3_D3_D2 | |
| P24_A4_D4_D3 | |
| P25_A5_D5_D4 | |
| P26_A6_D6_D5 | |
| P27_A7_D7_D6 | |
| P30_A8_D7 | |
| P31_A9 | |
| P32_A10 | |
| P33_A11 | |
| P34_A12 | |
| P35_A13 | |
| P36_A14 | |
| P37_A15 | |
| P40_A16 | |
| P41_A17 | |
| P42_A18 | |
| P43_A19 | |
| P44_CS0 | |
| P45_CS1 | |
| P46_CS2 | |
| P47_CS3 | |
| BYTE | |
| XOUT | |
| XIN | |
| RESET | |
| VREF | |
| CNVSS | |
| VSS | |

| | |
|-----------------|--|
| P90_TB0IN_CLK3 | |
| P91_TB1IN_SIN3 | |
| P92_TB2IN_SOUT3 | |
| P93_DA0_TB3IN | |
| P94_DA1_TB4IN | |
| P95_ANEX0_CLK4 | |
| P96_ANEX1_SOUT4 | |
| P97_ADTRG_SIN4 | |
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |


| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |

| | |
|--------------|--|
| P100_AN0 | |
| P101_AN1 | |
| P102_AN2 | |
| P103_AN3 | |
| P104_AN4_KI0 | |
| P105_AN5_KI1 | |
| P106_AN6_KI2 | |
| P107_AN7_KI3 | |
| AVSS | |



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{-62}) \times (\frac{V_{ICTL}}{V_{REFIN}})$$

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-6537 | B |
| SCALE | SHT | | OF |
| | NONE | | 30 44 |



12.8V PBus SUPPLY

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|---------------------|------|
| D | 051-6537 | B |
| SCALE | SHT | |
| NONE | 31 ^{PF} 44 | |

3.3V/5V MAIN SUPPLY



| DCDC_EN TRUTH TABLE | | | | |
|---------------------|---------|----------|-----------|----------|
| PMU_POWER_UP_L | SLEEP | DCDC_EN | DCDC_EN_L | State |
| 0 | 0 | 1 | 0 | Run |
| 1 (2.99V) | 1 | 1 | 0 | Sleep |
| 1 | 0 | 0 | 1 | Shutdown |
| +3V_PMU | +3V_PMU | +4_6V_BU | +3V_PMU | VOLTAGE |

SLEEP LEVEL SHIFTER (3V -> 5V)

- +5V_SLEEP LOADS**
- 1) FAN
 - 2) Headphone amplifier
 - 3) OPTICAL DRIVE
 - 4) DVI
 - 5) TRACKPAD

- +3V_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
 - 2) INTREPID - I2C PULLUPS & OSCILLATOR
 - 3) MAP31 - 3V RAIL (IF USING D3COLD)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
 - 7) BOOT BANGER
 - 8) HARD DRIVE (IF USING 3V LOGIC)
 - 9) WIRELESS
 - 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | | | | | | | | | | | | | | | |
|--|-----------------------|------------------|-----------------------|---|-------|---|--|------|--------|---|--|---|--|---|--|--|
| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | | |
| DIGITAL SIGNALS | MAXBUS | CPU_AACK_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_ADDR<0..31> | L:S:1500:3100 | 7 | (250) | | | TRUE | 83 MHZ | | | | | | | |
| | | CPU_ARTRY_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_BG_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_BR_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_CI_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_DATA<0..31> | L:S:1100:2700 | 7 | (250) | | | TRUE | 83 MHZ | | | | | | | |
| | | CPU_DATA<32..63> | L:S:1100:2700 | 8 | (250) | | | | 83 MHZ | | | | | | | |
| | | CPU_DBG_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_DTI<0..2> | L:S:1500:2950 | 7 | (250) | | | | | | | | | | | |
| | | CPU_DRDY_L | L:S:1500 MIL:3200 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_GBL_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_HIT_L | L:S:1500 MIL:2800 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_OACK_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_QREQ_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_TA_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_TBST_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_TEA_L | L:S:1500 MIL:3000 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_TS_L | L:S:1500 MIL:2700 MIL | 7 | (250) | | | | | | | | | | | |
| | | CPU_TSI2<0..2> | L:S:1500:3500 | 7 | (250) | | | | | | | | | | | |
| CPU_TT<0..4> | L:S:1500:3400 | 7 | (250) | | | | | | | | | | | | | |
| CPU_WT_L | L:S:1500 MIL:3100 MIL | 7 | (250) | | | | | | | | | | | | | |
| STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2 | | | | | | | | | | | | | | | | |
| EXT. TMDS/DVO signal constraints | | | | | | | | | | | | | | | | |
| ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS | | | | | | | | | | | | | | | | |
| GPU_TMDS_CLKN GPU_CLKTMDS GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 5 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_CLKP GPU_CLKTMDS GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 5 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DN<0> GPU_TMDS_D0 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DP<0> GPU_TMDS_D0 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DN<1> GPU_TMDS_D1 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DP<1> GPU_TMDS_D1 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DN<2> GPU_TMDS_D2 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| GPU_TMDS_DP<2> GPU_TMDS_D2 GEUTMDS:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 8 19 20 | | | | | | | | | | | | | | | | |
| SI_TMDS_CLKN SI_CLKTMDS SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 5 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_CLKP SI_CLKTMDS SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 5 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DN<0> SI_TMDS_D0 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DP<0> SI_TMDS_D0 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DN<1> SI_TMDS_D1 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DP<1> SI_TMDS_D1 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DN<2> SI_TMDS_D2 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| SI_TMDS_DP<2> SI_TMDS_D2 SITMDS:G:L:S:0 MIL:50 MIL 100 OHM SPACING 8 19 | | | | | | | | | | | | | | | | |
| ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 500HM SIGNALS AT 4 MILS | | | | | | | | | | | | | | | | |
| ATI_DVOD<11..0> ATIDVOD:G:L:S:0 MIL:50 MIL 6 610 19 20 | | | | | | | | | | | | | | | | |
| ATI_DVOD_DE ATIDVOD:G:L:S:0 MIL:50 MIL 6 610.0000 19 20 | | | | | | | | | | | | | | | | |
| ATI_DVO_HSYNC ATIDVOD:G:L:S:0 MIL:50 MIL 6 610.0000 19 20 | | | | | | | | | | | | | | | | |
| ATI_DVO_VSYNC ATIDVOD:G:L:S:0 MIL:50 MIL 6 610.0000 19 20 | | | | | | | | | | | | | | | | |
| ATI_DVO_CLKP ATIDVOD:G:L:S:0 MIL:50 MIL 6 610.0000 165.0 MHz::: 19 20 | | | | | | | | | | | | | | | | |
| GPU_DVOD<11..0> GPUDVOD:G:L:S:0 MIL:50 MIL 6 700 19 | | | | | | | | | | | | | | | | |
| GPU_DVOD_DE GPUDVOD:G:L:S:0 MIL:50 MIL 6 500.0000 19 | | | | | | | | | | | | | | | | |
| GPU_DVO_HSYNC GPUDVOD:G:L:S:0 MIL:50 MIL 6 500.0000 19 | | | | | | | | | | | | | | | | |
| GPU_DVO_VSYNC GPUDVOD:G:L:S:0 MIL:50 MIL 6 500.0000 19 | | | | | | | | | | | | | | | | |
| GPU_DVO_CLKP GPUDVOD:G:L:S:0 MIL:50 MIL 6 500.0000 165.0 MHz::: 19 | | | | | | | | | | | | | | | | |
| TMDS_CONN_CLKN CLKCONN_TMDS TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 19 | | | | | | | | | | | | | | | | |
| TMDS_CONN_CLKP CLKCONN_TMDS TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 19 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DN<0> CONN_TMDS_D0 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DP<0> CONN_TMDS_D0 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DN<1> CONN_TMDS_D1 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DP<1> CONN_TMDS_D1 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DN<2> CONN_TMDS_D2 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| TMDS_CONN_DP<2> CONN_TMDS_D2 TMDS_CONN:G:L:S:0 MIL:50 MIL 500.0000 100 OHM SPACING 4 22 | | | | | | | | | | | | | | | | |
| SIGNAL CONSTRAINTS - PAGE 1 | | | | | | | | | | | | | | | | |
| NOTICE OF PROPRIETARY PROPERTY | | | | | | | | | | | | | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | | | | | | | | | | | | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | | | | | | | | | | | | | | |
| II NOT TO REPRODUCE OR COPY IT | | | | | | | | | | | | | | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | | | | | | | | | | | | | | |
| APPLE COMPUTER INC. D 051-6537 B | | | | | | | | | | | | | | | | |
| SCALE NONE SHT 36 OF 44 | | | | | | | | | | | | | | | | |
| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | | |

| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|-----------------------|-----------------|-------|------------------|---------------|-------------------|-------------------|----------|
| POWER NET CONSTRAINTS | | | | | | | |
| D | MAIN/SLEEP | GROUP | SIG_NAME | VOLTAGE | MIN_LINE_WIDTH | MIN_NECK_WIDTH | |
| | | | +24V FBUS | VOLTAGE=24V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +BATT | VOLTAGE=12.6V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +PBUS | VOLTAGE=12.8V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +5V MAIN | VOLTAGE=5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +5V SLEEP | VOLTAGE=5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +3V MAIN | VOLTAGE=3.3V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 23 39 |
| | | | +3V SLEEP | VOLTAGE=3.3V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=6 | 39 |
| | | | +3V PMU | VOLTAGE=3.3V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +2.5V MAIN | VOLTAGE=2.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | ADAPTER | | +2.5V SLEEP | VOLTAGE=2.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +1.8V MAIN | VOLTAGE=1.8V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=6 | 39 |
| | | | +1.8V SLEEP | VOLTAGE=1.8V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 39 |
| | | | +1.5V MAIN | VOLTAGE=1.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +1.5V SLEEP | VOLTAGE=1.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +1.5V LDO | VOLTAGE=1.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +1.5V SLEEP VIN | VOLTAGE=1.5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +ADAPTER | VOLTAGE=24V | MIN_LINE_WIDTH=50 | MIN_NECK_WIDTH=10 | 30 31 39 |
| | | | +ADAPTER_SW | VOLTAGE=24V | MIN_LINE_WIDTH=50 | MIN_NECK_WIDTH=10 | 38 |
| | | | +ADAPTER_SW | VOLTAGE=24V | MIN_LINE_WIDTH=50 | MIN_NECK_WIDTH=10 | 38 |
| | BATTERY CHARGER | | +ADAPTER_SENSE | VOLTAGE=24V | MIN_LINE_WIDTH=50 | MIN_NECK_WIDTH=10 | 30 |
| | | | +BATT_POS | VOLTAGE=16.8V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 30 39 |
| | | | BATT_NG | VOLTAGE=0V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 30 39 |
| | | | 1772 DCIN | VOLTAGE=24V | MIN_LINE_WIDTH=10 | | |
| | | | 1772 LX | VOLTAGE=12.6V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | |
| | | | +BATT_14V FUSE | VOLTAGE=12.6V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 30 |
| | | | +BATT_24V FUSE | VOLTAGE=12.6V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 30 |
| | | | +BATT_RSNS | VOLTAGE=12.6V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 30 |
| | | | +BATT_VSNS | VOLTAGE=12.6V | MIN_LINE_WIDTH=10 | MIN_NECK_WIDTH=10 | 30 |
| | | | 1772 LDO | VOLTAGE=5.4V | MIN_LINE_WIDTH=10 | | 30 |
| C | PMU | | 1772 PLOV | VOLTAGE=5.4V | MIN_LINE_WIDTH=10 | | 30 |
| | | | 1772 GND | VOLTAGE=0V | MIN_LINE_WIDTH=10 | | 30 |
| | | | +ADAPTER_ILIM | VOLTAGE=24V | MIN_LINE_WIDTH=10 | | 31 |
| | | | +ADAPTER_OR_BATT | VOLTAGE=24V | MIN_LINE_WIDTH=10 | | 31 |
| | | | +4.85V RAW | VOLTAGE=4.85V | MIN_LINE_WIDTH=10 | | 29 31 |
| | | | +4.6V BU | VOLTAGE=4.6V | MIN_LINE_WIDTH=10 | | 31 32 |
| | | | +4.85V ESR | VOLTAGE=4.85V | MIN_LINE_WIDTH=10 | | 31 |
| | | | +3V PMU ESR | VOLTAGE=3.3V | MIN_LINE_WIDTH=10 | | 29 |
| | | | +3V PMU AVCC | VOLTAGE=3.3V | MIN_LINE_WIDTH=10 | | 29 39 |
| | | | +5V HD_SLEEP | VOLTAGE=5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 24 32 |
| | MISC HD | | +HD_LOGIC_SLEEP | VOLTAGE=3.3V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 24 |
| | | | +5V TPAD_SLEEP | VOLTAGE=5V | MIN_LINE_WIDTH=10 | | 23 39 |
| | TRACKPAD | | +3V HALL_EFFECT | VOLTAGE=3.3V | MIN_LINE_WIDTH=10 | | 23 39 |
| | | | +14V INV | VOLTAGE=14V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 22 39 |
| | | | +5V INV_UF_SW | VOLTAGE=5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 22 |
| | | | +5V INV_SW | VOLTAGE=5V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 22 39 |
| | | | +5V DDC_SLEEP | VOLTAGE=5V | MIN_LINE_WIDTH=15 | MIN_NECK_WIDTH=10 | 22 39 |
| | | | +5V DDC_SLEEP_UF | VOLTAGE=5V | MIN_LINE_WIDTH=15 | MIN_NECK_WIDTH=10 | 22 39 |
| | | | +3V LCD | VOLTAGE=3.3V | MIN_LINE_WIDTH=12 | MIN_NECK_WIDTH=10 | 22 39 |
| | | | +3V LCD_SW | VOLTAGE=3.3V | MIN_LINE_WIDTH=25 | MIN_NECK_WIDTH=10 | 22 |
| | | | GPU_TV_GND1 | VOLTAGE=0V | MIN_LINE_WIDTH=25 | | 22 |
| | | | | | | | |

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.

FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR. FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

| GROUP | SIG_NAME | FUNC_TEST | FUNC_QTY | FUNC_DIST |
|-----------|-----------------------|-----------|----------|------------|
| SCAN/TEST | JTAG ASIC TMS | TRUE | | 13 26 |
| | JTAG ASIC TDI | TRUE | | 13 |
| | JTAG ASIC TDO TP | TRUE | | 26 |
| | JTAG ASIC TCK | TRUE | | 13 26 |
| | JTAG ASIC TRST L | TRUE | | 13 26 |
| | CPU CHKSTP_OUT_L | TRUE | | 5 |
| | CPU SRESET_L | TRUE | | 5 |
| | CPU HRESET_L | TRUE | | 5 6 7 |
| | JTAG CPU TMS | TRUE | | 5 6 |
| | JTAG CPU TDI | TRUE | | 5 6 |
| | JTAG CPU TDO TP | TRUE | | 5 |
| | JTAG CPU TCK | TRUE | | 5 6 |
| | JTAG CPU TRST L | TRUE | | 5 6 |
| | INT_JTAG_TDI | TRUE | | 13 |
| | INT_TST_MONIN_PD | TRUE | | 13 |
| | INT_TST_MONOUT_TP | TRUE | | 13 |
| | INT_TST_PLEEN_PD | TRUE | | 13 |
| | INT_I2C_CLK0 | TRUE | | 6 11 13 23 |
| | INT_I2C_DATA0 | TRUE | | 6 11 13 23 |
| | INT_I2C_CLK1 | TRUE | | 13 14 25 |
| INT I2C | INT_I2C_DATA1 | TRUE | | 13 14 25 |
| | +PBUS | TRUE | | 38 |
| PWR/GND | +24V_PBUS | TRUE | | 38 |
| | GPU_VCORE | TRUE | | 19 20 38 |
| | 1778_VFB | TRUE | | 20 38 |
| | CPU_VCORE_SLEEP | TRUE | | 5 13 38 |
| | VCORE_FB | TRUE | | 23 38 |
| | +1_8V_MAIN | TRUE | | 38 |
| | +2_5V_MAIN | TRUE | | 38 |
| | +5V_MAIN | TRUE | 2 | 38 39 |
| | +5V_SLEEP | TRUE | 2 | 38 39 |
| | +3V_MAIN | TRUE | 4 | 23 38 |
| CARDBUS | +3V_PMU | TRUE | | 38 |
| | CBUS_DET_1_L | TRUE | | 2000 |
| | CBUS_DET_2_L | TRUE | | 2000 |
| | TMDS_DM<0...2> | TRUE | | 1000 |
| | TMDS_DP<0...2> | TRUE | | 1000 |
| | TMDS_CONN_CLKN | TRUE | | 1000 |
| | TMDS_CONN_CLKP | TRUE | | 1000 |
| | VGA_R | TRUE | | 1000 |
| | VGA_G | TRUE | | 1000 |
| | VGA_B | TRUE | | 1000 |
| DVI | VGA_HSYNC | TRUE | | 1000 |
| | VGA_VSYNC | TRUE | | 1000 |
| | DVI_DDC_CLK_UP | TRUE | | 1000 |
| | DVI_DDC_DATA_UP | TRUE | | 1000 |
| | DVI_HPD_UP | TRUE | | 1000 |
| | +5V_DDC_SLEEP | TRUE | | 2000 |
| | | TRUE | 2 | 2000 |
| | | TRUE | 6 | 2000 |
| | | TRUE | | 2000 |
| | | TRUE | | 2000 |
| LVDS | LVDS_L0N | TRUE | | 1000 |
| | LVDS_L0P | TRUE | | 1000 |
| | LVDS_L1N | TRUE | | 1000 |
| | LVDS_L1P | TRUE | | 1000 |
| | LVDS_L2N | TRUE | | 1000 |
| | LVDS_L2P | TRUE | | 1000 |
| | CLKLVDS_LN | TRUE | | 1000 |
| | CLKLVDS_LP | TRUE | | 1000 |
| | LVDS_DDC_CLK | TRUE | | 1000 |
| | LVDS_DDC_DATA | TRUE | | 1000 |
| INVERTER | +3V_LCD | TRUE | 2 | 2000 |
| | +3V_SLEEP | TRUE | 2 | 2000 |
| | | TRUE | 6 | 2000 |
| | +14V_INV | TRUE | | 2000 |
| | +5V_INV_SW | TRUE | | 2000 |
| | BRIGHT_PWM | TRUE | | 2000 |
| | INV_GND | TRUE | | 2000 |
| | TV_C | TRUE | | 1000 |
| | TV_Y | TRUE | | 2000 |
| | TV_COMP | TRUE | | 2000 |
| S-VIDEO | TV_GND1 | TRUE | | 2000 |
| | TV_GND2 | TRUE | | 2000 |
| | INT_I2S0_SND_TO_DAC | TRUE | | 1000 |
| | INT_I2S0_SND_LRCLK | TRUE | | 1000 |
| | INT_I2S0_SND_MCLK | TRUE | | 1000 |
| | INT_I2S0_SND_SCLK | TRUE | | 1000 |
| | INT_I2S0_SND_FROM_ADC | TRUE | | 1000 |
| | SND_HP_MUTE_L | TRUE | | 1000 |
| | SND_AMP_MUTE | TRUE | | 1000 |
| | SND_HW_RESET_L | TRUE | | 1000 |
| LIO | SND_HP_SENSE_L | TRUE | | 1000 |
| | SND_LIN_SENSE_L | TRUE | | 1000 |
| | INT_I2C_CLK2 | TRUE | | 1000 |
| | INT_I2C_DATA2 | TRUE | | 1000 |
| | ADAPTER_DET | TRUE | | 1000 |
| | CHARGE_LED_L | TRUE | | 1000 |
| | NEC_LUSB_OCI_UF | TRUE | | 1000 |
| | NEC_LUSB_PPON | TRUE | | 1000 |
| | +5V_MAIN | TRUE | 2 | 2000 |
| | +5V_SLEEP | TRUE | 2 | 2000 |
| | +3V_SLEEP | TRUE | | 2000 |
| | | TRUE | | 2000 |

| GROUP | SIG_NAME | FUNC_TEST | FUNC_QTY | FUNC_DIST |
|------------------|---------------------------|-----------|---------------------------|-------------------|
| USB | NEC_USB_DAM | TRUE | | 17 25 37 |
| | NEC_USB_DAP | TRUE | | 17 25 37 |
| | NEC_USB_DBM | TRUE | | 17 25 37 |
| | NEC_USB_DBP | TRUE | | 17 25 37 |
| | BT_USB_DM | TRUE | | 14 25 37 |
| | BT_USB_DP | TRUE | | 14 25 37 |
| | MODEM_USB_DM | TRUE | | 14 25 37 |
| | MODEM_USB_DP | TRUE | | 14 25 37 |
| | NEC_RUSB_PPON | TRUE | | 17 25 |
| | NEC_RUSB_OCI_UF | TRUE | | 17 25 |
| | PCI_AD<0...31> | TRUE | 1000 | 9 12 17 18 24 37 |
| | PCI_FRAME_L | TRUE | 1000 | 12 17 18 24 37 |
| | PCI_TRDY_L | TRUE | 1000 | 12 17 18 24 37 |
| | PCI_IRDY_L | TRUE | 1000 | 12 17 18 24 37 |
| | PCI_DEVSEL_L | TRUE | 1000 | 12 17 18 24 37 |
| | PCI_STOP_L | TRUE | 1000 | 12 17 18 24 37 |
| | PCI_PAR | TRUE | 1000 | 12 17 18 24 37 |
| | AIRPORT_FCI_REQ_L | TRUE | 1000 | 12 24 |
| | AIRPORT_FCI_GNT_L | TRUE | 1000 | 12 24 |
| | AIRPORT_FCI_INT_L | TRUE | 1000 | 14 24 |
| RT. USB WIRELESS | MAIN_RESET_L | TRUE | 1000 | 14 17 18 19 24 29 |
| | CLK33M_AIRPORT | TRUE | 1000 | 12 24 35 |
| | PMU_PME_L | TRUE | 1000 | 14 17 24 29 |
| | ROM_ONBOARD_CS_L | TRUE | 1000 | 9 24 |
| | ROM_OE_L | TRUE | 1000 | 9 12 24 |
| | ROM_CS_L | TRUE | 1000 | 9 12 24 |
| | ROM_RW_L | TRUE | 1000 | 9 12 24 |
| | RF_DISABLE_L | TRUE | 1000 | 24 |
| | AIRPORT_CLKRUN_L | TRUE | 1000 | 24 |
| | +3V_AIRPORT | TRUE | 2000 | 38 |
| OPTICAL | EIDE_OPTICAL_DATA<0...15> | TRUE | | 2000 |
| | EIDE_OPTICAL_DMA_RQ | TRUE | | 2000 |
| | EIDE_OPTICAL_READ_L | TRUE | | 2000 |
| | EIDE_OPTICAL_DMAACK_L | TRUE | | 2000 |
| | EIDE_OPTICAL_ADDR<0...2> | TRUE | | 2000 |
| | EIDE_OPTICAL_CS0_L | TRUE | | 2000 |
| | EIDE_OPTICAL_CSI_L | TRUE | | 2000 |
| | EIDE_OPTICAL_RST_L | TRUE | | 2000 |
| | EIDE_OPTICAL_WRL_L | TRUE | | 2000 |
| | EIDE_OPTICAL_IOCHRDY | TRUE | | 2000 |
| TRACKPAD | EIDE_OPTICAL_INT | TRUE | | 2000 |
| | +5V_TPAD_SLEEP | TRUE | | 3000 |
| | TPAD_F_TXD | TRUE | | 3000 |
| | TPAD_F_RXD | TRUE | | 3000 |
| | LID_CLOSED_L | TRUE | | 3000 |
| | +3V_HALL_EFFECT | TRUE | | 3000 |
| | SOFT_PWR_ON_L | TRUE | | 3000 |
| | COMM_RESET_L | TRUE | | 4000 |
| | COMM_SHUTDOWN | TRUE | | 4000 |
| | COMM_RING_DET_L | TRUE | | 4000 |
| MODEM/SERIAL | COMM_TXD_L | TRUE | | 4000 |
| | COMM_TRXC | TRUE | | 4000 |
| | COMM_GPIO_L | TRUE | | 4000 |
| | COMM_DTR_L | TRUE | | 4000 |
| | COMM_RTS_L | TRUE | | 4000 |
| | COMM_RXD | TRUE | | 4000 |
| | KBD_ID | TRUE | | 3000 |
| | KBD_INTL | TRUE | | 3000 |
| | KBD_JIS | TRUE | | 3000 |
| | KBD_CAPSLOCK_LED | TRUE | | 3000 |
| KEYBOARD | KBD_NUMLOCK_LED | TRUE | | 3000 |
| | KBD_FUNCTION_L | TRUE | | 3000 |
| | KBD_COMMAND_L | TRUE | | 3000 |
| | KBD_OPTION_L | TRUE | | 3000 |
| | KBD_CONTROL_L | TRUE | | 3000 |
| | KBD_SHIFT_L | TRUE | | 3000 |
| | KBD_X<0...9> | TRUE | | 3000 |
| | KBD_Y<0...7> | TRUE | | 3000 |
| | +BATT_POS | TRUE | (100 MIL PROBE PREFERRED) | 1000 |
| | BATT_NEG | TRUE | (100 MIL PROBE PREFERRED) | 1000 |
| BATTERY | BATT_CLK | TRUE | | 1000 |
| | BATT_DATA | TRUE | | 1000 |
| | PMU_BATT_DET_L | TRUE | | 1000 |
| | +FAN_PWR | TRUE | | 3000 |
| FANS | FAN1_TACH | TRUE | | 3000 |
| | FAN2_TACH | TRUE | | 3000 |
| | FAN1_GND | TRUE | | 3000 |
| | FAN2_GND | TRUE | | 3000 |
| | MDI_P<0...3> | TRUE | | 1000 |
| ETHERNET | MDI_M<0...3> | TRUE | | 1000 |
| | FW_TPOGP | TRUE | | 1000 |
| | FW_TPOGN | TRUE | | 1000 |
| | FW_TPOOR | TRUE | | 1000 |
| | FW_TPIOP | TRUE | | 1000 |
| | FW_TPION | TRUE | | 1000 |
| | +FW_VFO | TRUE | | 1000 |
| | FW_VGND | TRUE | | 1000 |
| | | | | |
| | | | | |

| GROUP | SIG_NAME | FUNC_TEST | FUNC_QTY | FUNC_DIST |
|--|------------------|-----------|-----------------------------|----------------|
| FIREWIRE (CONT.) | FW_TPO1P | TRUE | | 1000 |
| | FW_TPO1M | TRUE | | 1000 |
| | FW_TPI1P | TRUE | | 1000 |
| | FW_TPI1M | TRUE | | 1000 |
| | +FW_VP1 | TRUE | | 1000 |
| DC PWR IN | +ADAPTER | TRUE | 3 (100 MIL PROBE PREFERRED) | 1000 |
| | | | | |
| LMU/ALS | ST7_SLEEP_LED_H | TRUE | | 23 |
| | PMU_SLEEP_LED | TRUE | | 23 |
| | PMU_LID_CLOSED_L | TRUE | | 23 29 |
| | LMU_DETECT | TRUE | | 23 |
| MISC. | | | 6 | 1000 |
| | | | (100 MIL PROBE PREFERRED) | |
| | SLEEP_LED | TRUE | | 23 |
| | PMU_KB_RESET_L | TRUE | | 29 |
| | SLEEP | TRUE | | 23 25 29 32 34 |
| | PMU_CPU_HRESET_L | TRUE | | 6 29 |
| | BB_RESET_L | TRUE | | 6 |
| | +3V_PMU_RESET | TRUE | | 29 33 |
| | | | | |
| | | | | |
| NOTICE OF PROPRIETARY PROPERTY | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | | |
| II NOT TO REPRODUCE OR COPY IT | | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | | |
| APPLE COMPUTER INC. | | SIZE | DRAWING NUMBER | REV. |
| | | D | 051-6537 | B |
| SCALE | | NONE | SHT | OF |
| | | | 39 | 44 |

| | | | | | | | | | |
|---|---|--|---|---|---|---|---|---|--|
| | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
| REVISION HISTORY | | | | | | | | | |
| Proto Release | | | | | | | | | |
| D | 7/22/02 - Initial acquisition of schematic (from 051-6278 Rev 01) Added P59 80-DIMM connector as placeholder (p.12) Added P59 LVDS connector as placeholder (p.22) Changed J9 to 10 pin Elco connector for modem (p.25) Changed PBUS holdup caps to P59 electrolytic cans (p.30) | | | | | | | | |
| | 7/23/02 - Removed L3 (p.8) Replaced processor with 360 pin Apollo (p.5,6) Added P68 Between battery and PBUS rails for airline power (p.29) 8/10/02 - Added USB 2.0 (p.18) | | | | | | | | |
| | 8/20/02 - Removed spare pullup straps for Intrepid (p.9) Removed USB overcurrent protection [to be placed on other boards] (p.18) Changed right USB board connector to 16 pin Hirose connector (p.26) Changed L10 board connector to 40 pin Molex connector (p.26) Added 6 bypass caps to MAXBUS_SLEEP and CPU_VCORE_SLEEP (p.5) | | | | | | | | |
| | 8/26/02 - Removed 32 bypass caps for +3V MAIN at Intrepid (p.16) Removed 5 bypass caps for +2.5V MAIN at Intrepid (p.6) Removed 3 bypass caps for +1.5V AGP at Intrepid (p.16) Removed 4 bypass caps for MAXBUS_MAIN at Intrepid (p.16) | | | | | | | | |
| | 8/27/02 - Changed main battery connector to BP24067-R1, which is close to final (p.29) | | | | | | | | |
| | 8/29/02 - Added dedicated Boot Banger circuit (p.6) Added 5 bypass caps to each 80-DIMM connector (p.11) Added quad voltage circuit for bus slewing architecture (p.32) | | | | | | | | |
| | 8/30/02 - Changed to low profile 32.768kHz crystal for PMU (p.28) Changed to Q11 adapter detection scheme (p.28) | | | | | | | | |
| | 9/03/02 - Corrected upper LVDS single pin nets (p.20) Removed unintentional extra pulldown resistor at Intrepid (p.14) | | | | | | | | |
| | 9/17/02 - Numerous changes to stay in sync with P84 (all) | | | | | | | | |
| | 9/18/02 - Changed battery connector back to P84 part (p.29) Added LMU circuitry to eliminate extra board (p.23) Changed to P84 dual channel LVDS connector to reduce I2R cable losses(p.22) | | | | | | | | |
| C | 9/19/02 - Removed unnecessary battery FETs (due to 3S only design) (p.29) Modified chassis gnds on some components (all) Corrected LMU connector (p.23) Corrected battery connector [same as P84] (p.29) Removed P93 support (p.25) Removed second fuse from FW ports [single fuse provides adequate power] (p.27) | | | | | | | | |
| | 9/23/02 - Replaced BCM5421 with Marvell 88E1111 (p.26) Increased MAX_VIA_COUNT by two on most nets with this constraint for uVia (p.34,35) | | | | | | | | |
| | 9/27/02 - Corrected cpu, memory bus constraints to match manhattan lengths (p.34) Swapped pins on L33, L35 for layout (p.31) Changed V6 to smaller form-factor crystal (p.26) | | | | | | | | |
| | 9/30/02 - Changed J19 (DC-in) to proper 4-pin connector (p.29) Corrected holes and chassis gnds (p.4,all) | | | | | | | | |
| | 10/01/02 - Removed Intrepid 1.x specific circuitry (p.13) 10/03/02 - Numerous pin-swaps to accommodate board layout (all) 10/08/02 - Added caps for functional test points (p.37) 10/09/02 - Changed 16 pin connectors (modem and right USB) to Foxconn parts (p.23) 10/10/02 - Changed NCL pins high per documentation (p.17) Added 10K pullup to CG_ADDRSEL and 10K pulldown to CG_FSEL on CY28512 (p.14) Added SSCQ/NO_SSCQ stuffing options for CY28512 circuit (p.14) Removed CPU_VCORE pullup to 5V to eliminate potential 3V/5V current path (p.32) Added Zebra 15/16 support per P84 (p.27) Added second FW port power fuse (p.27) Removed INT_CPUFB_IN cap per P84 (p.8) Replaced INT_FST_FILLEN_PD with INT_FST_LN in battery charger and 14V PBUS switchers (p.29,30) Renamed optical interface for consistency (p.24,37) Corrected PUL_CPUFB to Apollo 7 (needed to always be zero) (p.5,7) Removed temporary P84 constraints and finished up AGP clock changes (p.12,34) Added stuffing options to power fans off 3V or 5V (p.25) | | | | | | | | |
| | 10/11/02 - Replaced DVI EMI caps with 0201 versions (p.22) | | | | | | | | |
| | 10/14/02 - Changed J18 to RJ45 with integrated magnetics (p.26) | | | | | | | | |
| | 10/15/02 - Moved FireWire connectors and port power switch to separate page (p.28) Changed SMBus pullups to 7.15k, 1k as per 1Books/P84 [involved component net swaps] (p.29) Added 0603 resistors as shorting pads for power up and reset (p.23) Changed INT_MOD_SYNC, INT_MOD_DTI and INT_MOD_BITCLK to pulldowns per ERS [LA clk not used] (p.14) Added damping resistor option to LMU crystal (p.23) Changed INT_FST_FILLEN_PD to pulldown only [LA clk not used] (p.13) Changed JTAG_EMI_TDI to pulldown [LA clk not used] (p.13) Removed FW_LKON from Intrepid EXTINT3 [no longer used], pullup added (p.14) Changed BNRMS_HRMS to 3V_SLEEP (p.24) Changed FW_PC_PD, FW_PC_PU resistors to 5k (p.27) Added 1K pulldown and net FW_PD2 to FW_PHY (p.27) | | | | | | | | |
| | 10/16/02 - Implemented new FW power switch and current limit (p.28) Renamed +14V_PBUS to +PBUS (p.all) Added A29 adapter detection circuit (p.29) Added +PBUS current limiting circuit, removed battery charging current limit circuit (p.30) Changed FW_PHY pin 081 to pulldown to make Port 1 1394a only (p.27) | | | | | | | | |
| | B | 10/21/02 - Updated CY28512 clock chip to Rev B (p.14) Changed FW_PHY pin 081 to pulldown to make Port 1 1394a only (p.27) 10/22/02 - Added full support for non-zero CPU_FLL_CFG<4> in run state (p.7) 10/23/02 - Changed keyboard ZIF to large SWM connector (p.23) Added full support for non-zero CPU_FLL_CFG<4> in run state (p.7) 10/23/02 - Changed keyboard ZIF to large SWM connector (p.23) Added full support for non-zero CPU_FLL_CFG<4> in run state (p.7) 10/23/02 - Changed LMU/BIOS LED interface per P84 (p.23) Changed LMU/BIOS LED interface per P84 (p.23) Changed fan FETs to S134460V per P84 (p.25) Pinned out audio connector (p.25) Pinned out right USB connector (p.25) Pinned out modem connector (p.25) Added 2 functional test points to wireless connector (p.24,38) Renamed FW low voltage power rails (p.27,37) Renamed Vcore VID nets to be consistent with P84 (p.33) Removed redundancy in DDR memory constraints (p.35) 10/24/02 - Changed FW PD2 strap to pulldown to sleep off port (p.27) Cleaned up CY28512B circuit as per P84 [powered off main, output divider and strap tweaks] (p.14) Updated PCI clock series B values per P84 (p.23) Changed power rail for ALS to +3V MAIN per P84 (p.23) Added 0 ohm short and bypass cap for GPU VDD0V0 per P84 (p.21,37) Split FW_VOND into FW_VOND0 and FW_VOND1 (p.28,37) Added TP nets to GPU for XOR-tree testing (p.19-21) Removed fan PWM output pullups to +5V_SLEEP to prevent pump-up (p.25) 10/28/02 - Added FW thermal pad ground hole back in (p.27) 10/30/02 - Changed fan power rails to common net (p.25) 10/31/02 - Replaced LMU layout (p.23) Added wireless RF_DISABLE_L pullup and AIRPORT_CLKRUN_L pulldown (p.24) 11/05/02 - Added 6 decoupling caps to CPU_VCORE_SLEEP (p.5) Broke out quad OR-gate to discrete components for better placement (p.22,29) 11/06/02 - Changed 10 uF FW current limit output cap to two 4.7 uF caps (p.28) Added 3 decoupling caps to CPU_VCORE_SLEEP (p.4) Added 9 decoupling caps to each of +5V MAIN and +3V MAIN (p.32) Removed QW7, jumper for CPU_VCORE_SLEEP (p.33) Added decoupling cap to PMU reset OR gates (p.29) 11/08/02 - Changed FireWire PHY to Z17 (p.27) Added bulk caps to fan connectors (p.25) Added alternate chassis gnd connection for sleep LED (p.23) | | | | | | | |
| 11/11/02 - Removed +3V MAIN option for P50 card (p.24) 11/13/02 - Removed LMU and associated circuitry (p.23) 11/21/02 - Implemented D3cold for all PCI devices (p.12,14,18) 11/25/02 - Renamed all components (all pages) 11/26/02 - Removed chokes from 1394a data pairs (p.27,28) | | | | | | | | | |
| EVT RELEASE | | | | | | | | | |
| 12/13/02 - Added 12 pF caps to source of 33MHz PCI clocks since they can not be buried (p.12) Replaced ALM1031 with AD77460 [12C Address Changes] (p.25) Added AD77460 hookups to GPU thermal diode (p.21,25) Added FireWire B ESD protection circuits (p.28) Removed hole from FireWire ground pad (p.7) 12/16/02 - DDR memory connector renamed to J25 (p.11) Removed J4210 from FireWire port power (p.28) 12/20/02 - Added F10,F20 as placeholders and experiment guides (p.28) Added diodes to OR +5V_SLEEP into FW_PHY power supply (p.27) 12/26/02 - Updated CPU p/ns to production p/ns (p.5) Replaced CPU p/ns to production p/ns (p.5,36) Updated PCI source clock and internal spreading straps (p.8) Changed bootROM FWD signal to INT_RESET_L per P84 (p.9) Added 0603 pulldowns per P84 (p.9) Updated Ethernet series Rs per P84 [Clocks to 10 ohms, data to 22 ohms] (p.13) Updated SSCQ/NO_SSCQ BOM options (p.14) Renamed line-in and headphone sense lines to reflect active low signals (p.14,25,39) Added 0 ohm Rs to make 2.5V Intrepid rail hot or cold (p.15,16,38) NO STUFFED entire 1.5V LDO circuit (p.15) Stuffed USB OC1/PP0N resistors for 0 Ohm constant [due to new port current limiters] (p.17) Renamed USB OC1/PP0N signals for left/right ports (p.17,39) Updated GPU VCore to stay in sync with P84 ["jitter" improvement] (p.20) Added EMI caps to LVDS_DDC_CLK, INT_I2S0_SND_MCLK, INT_I2S0_SND_SCLK per P84 (p.22,25) Added R800,R801 for eventual thermal diode in CPU (p.25) Renamed R2000 to R799, R2001 to R802, R2002 to R803 (p.25) Renamed F10 to F1, F20 to F2 [deleted old F1,F2] (p.28) Added caps to FW ESD circuit that were missed (p.28) Changed MAX4172 power source to save current on battery [per P84] (p.30) Updated 1.5V/2.5V switcher BOM to stay in sync with P84 [PST change and current limits] (p.34) Replaced all 132S1061 [1uF,0603,10V,20k] with 132S0046 [1uF,0603,10V,20k] (p.14,15,27,30,33,34) Replaced all 138S0251 [1uF,0603,6.3V,10k] with 132S0046 [1uF,0603,10V,20k] (p.27,30) Updated FireWire fuse topology to that of P84 (p.28) Updated system and power block diagrams (p.2,3) | | | | | | | | | |
| 01/03/03 - Corrected +2.5V_INTREPID connections to muxes and reference (p.9,10) 01/07/03 - Added NO_TEST nets to pads of DDR connector arms (p.11) 01/08/03 - Added ZNF002 circuits to ensure speakers are muted during power-up (p.25) Changed R164 to 511 ohms to avoid low CPU clock amplitude (p.8) 01/09/03 - Added required pulldown to output of DVI_HPD sense comparator (p.22) Swapped R443 and R444 values to ensure Vgs < -4.5V (p.28) Updated S-video filter values to those of P84 (p.22) 01/10/03 - ZT7,ZT23,ZT61,ZT76,ZT89,ZT87,ZT22,ZT38,ZT60,ZT42 & ZT17 are changed to HOLE-VIA-20R10 (p.4) 01/13/03 - Add L53, L54, L55 for TMSD Data<0>2+ Diff Pair (p.22) 01/14/03 - Add C812 - C821 (Total 10 0.22uF caps) for 2.5V Intrepid Decoupling (p.16) Add C822 & C823 at Wireless Card connector MAIN_RESET_L & RF_DISABLE_L_SPN (p.24) Change MATCHED_DELAY to 50 for all TMSD DIFF PAIR (p.37) Change MATCHED_DELAY to 50 for all TMSD DIFF PAIR (p.37) Add R810 & R811 for ALWAYS-ON_FANS in Acrylic Build (p.25) Remove NV31/17 components (p.19-21) 01/28/03 - Add M10 (p.19-21) 02/07/03 - Add Power Net Constraints for M10 (p.38) Replace Singing PBUS Cap C49,C50,C67,C68,C80,C81,C95,C96,C108,C109,C120,C121 with 12600035 (or alt. 1260036) (p.33) 02/11/03 - Add FW Power Net Constraints (p.38) Change signal constraints for AGP signals (p.36) Add LMU connector and components (p.23) Edit I2C table for LMU (p.13) Change R580 to 19.6K (p.14) Connect Clock Slewing RESET# to MAIN_RESET_L (p.14) Change Ferrite Bead of ATI power supply to correct values (p.21) Remove C141_PBUS_CAP (p.31) 02/12/03 - Change and Rotate Keyboard Connector (p.23) Add ATI Power sequencing Circuit for M10 Power-up and Power-down (p.19-22, p.32-35) | | | | | | | | | |
| A | | EVT RELEASE (continue) | | | | | | | |
| | | 02/13/03 - Add C825 (p.30) 02/17/03 - Rename all Reference Designators | | | | | | | |
| | | EVT ENCLOSURE RELEASE | | | | | | | |
| | | 03/13/03 - Change 3-P FAN connectors to 4-P (p.25) Add PU at PMU_SLEEP_LED_L for LMU (p.23) Change stuffing option for clock slewing (p.25) Change ATI M10 GPIO8 to Pull-down (p.20) Remove Memory MUX 0ohm Resistors (p.10) | | | | | | | |
| | | 03/28/03 - Due to MLB outline change at DVI connector, CHGN01 has to be splitted into CHGN1 & CHGN2 (P 4 & 22) Separate +3V and +5V traces running from 3/5V supply to 40Pin LIO connector (P 25 & 32) R601 change from 100K to 4.7K (P 29) Change airline detect to 13.1V or greater, R40 and R690 to 97.6K ohm (P 30 & 31) Add C826 at U3 RS3 - pin (P 30) Change D3 to 1N914 PN Junction Diode(P 31) | | | | | | | |
| | 03/31/03 - Change AGPTST Pull-up to 470hm (it was 400hm) (P 20) Add circuits to prevent start-up Headphone POP (P 25) Change all 1210 4.7uF to 1206 4.7uF Cap (138S0531) (various pages) Modify FAN circuit to PWM active low signal (P25) | | | | | | | | |
| | 04/08/03 - Add SOFT MODEM support (P 14 & 25) Add 10-pin ELCO connector for Serial Debug Interface (P 25) Change Q7 from S144350Y to S0D45P03-10 (P 30) Remove U34 RS3AB (P 30) | | | | | | | | |
| | 04/11/03 - Change FW Schottky Diode to a 3A part 371S0159 (P 28) Change PBUS L69 and VCORE L71 inductor (P 31 & 33) Change C643 10uF Cap to 1206 package part (P 28) Change all 6 VCORE Caps to 220uF AL Poly Cap 128S0024 (P 33) Add Mitaumi MM1571J regulator to provide 1.8V TPVDD (P 21) Change U34 to Mitaumi MM1571J part for ATI FLL 1.8V rail(P 21) | | | | | | | | |
| | 04/16/03 - Add FW Port Shutdown/PowerOn Circuit (P 28) Change the I2C Pull-up for Sound/Modem to 1K ohm (P 14) | | | | | | | | |
| | 04/17/03 - Change 3V/5V inductors (152S0137) L61 & L62 (P 32) | | | | | | | | |
| 04/21/03 - Add 12 ICT JTAG TEST PADS (P 39) | | | | | | | | | |
| 04/23/03 - Invert ATI GPIO15 signal, no stuff pull-up resistor (P 20) Combine Q35 and Q36 into a Dual Package Part (P 22) SWAP the AD77460 Temperature Sense pair (P 25) Change FW PHY to production part (P 26) | | | | | | | | | |
| 04/24/03 - Remove +3V_CBUS_SLEEP and U5, use +3V_SLEEP directly (P 14,18,24) Add 0402 Res between ATI PVDD/TPVDD rail and 10uF caps for stability purpose (P 21) Add 90ohm common mode choke at TMSD data (p.22) Add Sense Resistor to Vcore power rail, remove one 220uF cap <back to EVTA design> (P 33) | | | | | | | | | |
| 04/25/03 - Change C826 to 0.01uF 50V Cap (P 30) | | | | | | | | | |
| 04/30/03 - No stuff R676 to prevent +3V rail leakage (P 33) | | | | | | | | | |
| 05/02/03 - L45,L46,L47 is using Common Mode Choke TDK ACM2012D Part, will replace with ACM2012H Part if available (P 22) | | | | | | | | | |
| DVT RELEASE | | | | | | | | | |
| 05/21/03 - Swap +PBUS and +24V_PBUS at Backup Battery Connector - J16 (p.31) 05/27/03 - Change R313 to 4.7K for I2C timing specification (p.13) Change Q62 & Q65 to S17860DP part (p.33) Change Q64, Q65, Q66, Q67, Q68, Q69, Q70, Q71, Q72, Q73, Q74, Q75, Q76, Q77, Q78, Q79, Q80, Q81, Q82, Q83, Q84, Q85, Q86, Q87, Q88, Q89, Q90, Q91, Q92, Q93, Q94, Q95, Q96, Q97, Q98, Q99, Q100, Q101, Q102, Q103, Q104, Q105, Q106, Q107, Q108, Q109, Q110, Q111, Q112, Q113, Q114, Q115, Q116, Q117, Q118, Q119, Q120, Q121, Q122, Q123, Q124, Q125, Q126, Q127, Q128, Q129, Q130, Q131, Q132, Q133, Q134, Q135, Q136, Q137, Q138, Q139, Q140, Q141, Q142, Q143, Q144, Q145, Q146, Q147, Q148, Q149, Q150, Q151, Q152, Q153, Q154, Q155, Q156, Q157, Q158, Q159, Q160, Q161, Q162, Q163, Q164, Q165, Q166, Q167, Q168, Q169, Q170, Q171, Q172, Q173, Q174, Q175, Q176, Q177, Q178, Q179, Q180, Q181, Q182, Q183, Q184, Q185, Q186, Q187, Q188, Q189, Q190, Q191, Q192, Q193, Q194, Q195, Q196, Q197, Q198, Q199, Q200, Q201, Q202, Q203, Q204, Q205, Q206, Q207, Q208, Q209, Q210, Q211, Q212, Q213, Q214, Q215, Q216, Q217, Q218, Q219, Q220, Q221, Q222, Q223, Q224, Q225, Q226, Q227, Q228, Q229, Q230, Q231, Q232, Q233, Q234, Q235, Q236, Q237, Q238, Q239, Q240, Q241, Q242, Q243, Q244, Q245, Q246, Q247, Q248, Q249, Q250, Q251, Q252, Q253, Q254, Q255, Q256, Q257, Q258, Q259, Q260, Q261, Q262, Q263, Q264, Q265, Q266, Q267, Q268, Q269, Q270, Q271, Q272, Q273, Q274, Q275, Q276, Q277, Q278, Q279, Q280, Q281, Q282, Q283, Q284, Q285, Q286, Q287, Q288, Q289, Q290, Q291, Q292, Q293, Q294, Q295, Q296, Q297, Q298, Q299, Q300, Q301, Q302, Q303, Q304, Q305, Q306, Q307, Q308, Q309, Q310, Q311, Q312, Q313, Q314, Q315, Q316, Q317, Q318, Q319, Q320, Q321, Q322, Q323, Q324, Q325, Q326, Q327, Q328, Q329, Q330, Q331, Q332, Q333, Q334, Q335, Q336, Q337, Q338, Q339, Q340, Q341, Q342, Q343, Q344, Q345, Q346, Q347, Q348, Q349, Q350, Q351, Q352, Q353, Q354, Q355, Q356, Q357, Q358, Q359, Q360, Q361, Q362, Q363, Q364, Q365, Q366, Q367, Q368, Q369, Q370, Q371, Q372, Q373, Q374, Q375, Q376, Q377, Q378, Q379, Q380, Q381, Q382, Q383, Q384, Q385, Q386, Q387, Q388, Q389, Q390, Q391, Q392, Q393, Q394, Q395, Q396, Q397, Q398, Q399, Q400, Q401, Q402, Q403, Q404, Q405, Q406, Q407, Q408, Q409, Q410, Q411, Q412, Q413, Q414, Q415, Q416, Q417, Q418, Q419, Q420, Q421, Q422, Q423, Q424, Q425, Q426, Q427, Q428, Q429, Q430, Q431, Q432, Q433, Q434, Q435, Q436, Q437, Q438, Q439, Q440, Q441, Q442, Q443, Q444, Q445, Q446, Q447, Q448, Q449, Q450, Q451, Q452, Q453, Q454, Q455, Q456, Q457, Q458, Q459, Q460, Q461, Q462, Q463, Q464, Q465, Q466, Q467, Q468, Q469, Q470, Q471, Q472, Q473, Q474, Q475, Q476, Q477, Q478, Q479, Q480, Q481, Q482, Q483, Q484, Q485, Q486, Q487, Q488, Q489, Q490, Q491, Q492, Q493, Q494, Q495, Q496, Q497, Q498, Q499, Q500, Q501, Q502, Q503, Q504, Q505, Q506, Q507, Q508, Q509, Q510, Q511, Q512, Q513, Q514, Q515, Q516, Q517, Q518, Q519, Q520, Q521, Q522, Q523, Q524, Q525, Q526, Q527, Q528, Q529, Q530, Q531, Q532, Q533, Q534, Q535, Q536, Q537, Q538, Q539, Q540, Q541, Q542, Q543, Q544, Q545, Q546, Q547, Q548, Q549, Q550, Q551, Q552, Q553, Q554, Q555, Q556, Q557, Q558, Q559, Q560, Q561, Q562, Q563, Q564, Q565, Q566, Q567, Q568, Q569, Q570, Q571, Q572, Q573, Q574, Q575, Q576, Q577, Q578, Q579, Q580, Q581, Q582, Q583, Q584, Q585, Q586, Q587, Q588, Q589, Q590, Q591, Q592, Q593, Q594, Q595, Q596, Q597, Q598, Q599, Q600, Q601, Q602, Q603, Q604, Q605, Q606, Q607, Q608, Q609, Q610, Q611, Q612, Q613, Q614, Q615, Q616, Q617, Q618, Q619, Q620, Q621, Q622, Q623, Q624, Q625, Q626, Q627, Q628, Q629, Q630, Q631, Q632, Q633, Q634, Q635, Q636, Q637, Q638, Q639, Q640, Q641, Q642, Q643, Q644, Q645, Q646, Q647, Q648, Q649, Q650, Q651, Q652, Q653, Q654, Q655, Q656, Q657, Q658, Q659, Q660, Q661, Q662, Q663, Q664, Q665, Q666, Q667, Q668, Q669, Q670, Q671, Q672, Q673, Q674, Q675, Q676, Q677, Q678, Q679, Q680, Q681, Q682, Q683, Q684, Q685, Q686, Q687, Q688, Q689, Q690, Q691, Q692, Q6933, | | | | | | | | | |

[illegible]

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D | 051-6537 | B |
| SCALE | SHEET | OF |
| NONE | 42 | 44 |

| 8 | | | | 7 | | | | 6 | | | | 5 | | | | 4 | | | | 3 | | | | 2 | | | | 1 | | | |
|---|------|-----|----|------|-----|----|--------|-----|----|------|--------------|----|--|--|--|---|--|--|--|---|--|--|--|---|--|--|--|---|--|--|--|
| D | R418 | RES | 27 | R594 | RES | 29 | R768 | RES | 25 | XW6 | SHORT | 20 | | | | | | | | | | | | | | | | | | | |
| | R419 | RES | 27 | R595 | RES | 29 | R769 | RES | 25 | XW7 | SHORT | 21 | | | | | | | | | | | | | | | | | | | |
| | R420 | RES | 27 | R596 | RES | 29 | R770 | RES | 25 | XW8 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R421 | RES | 26 | R597 | RES | 29 | R771 | RES | 25 | XW9 | SHORT | 20 | | | | | | | | | | | | | | | | | | | |
| | R422 | RES | 26 | R598 | RES | 29 | R772 | RES | 25 | XW10 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R423 | RES | 26 | R599 | RES | 29 | R773 | RES | 25 | XW11 | SHORT | 20 | | | | | | | | | | | | | | | | | | | |
| | R424 | RES | 26 | R600 | RES | 29 | R774 | RES | 25 | XW12 | SHORT | 20 | | | | | | | | | | | | | | | | | | | |
| | R425 | RES | 26 | R602 | RES | 29 | R777 | RES | 28 | XW13 | SHORT | 32 | | | | | | | | | | | | | | | | | | | |
| | R426 | RES | 27 | R603 | RES | 23 | R779 | RES | 20 | XW14 | SHORT | 22 | | | | | | | | | | | | | | | | | | | |
| | R427 | RES | 26 | R604 | RES | 31 | R786 | RES | 20 | XW15 | SHORT | 22 | | | | | | | | | | | | | | | | | | | |
| C | R428 | RES | 26 | R605 | RES | 31 | R787 | RES | 21 | XW17 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R429 | RES | 26 | R606 | RES | 17 | R788 | RES | 21 | XW21 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R430 | RES | 26 | R607 | RES | 17 | R789 | RES | 23 | XW23 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R431 | RES | 26 | R608 | RES | 17 | R790 | RES | 33 | XW25 | SHORT | 34 | | | | | | | | | | | | | | | | | | | |
| | R432 | RES | 26 | R609 | RES | 17 | R791 | RES | 33 | XW27 | SHORT | 33 | | | | | | | | | | | | | | | | | | | |
| | R433 | RES | 26 | R610 | RES | 17 | R792 | RES | 33 | XW28 | SHORT | 33 | | | | | | | | | | | | | | | | | | | |
| | R434 | RES | 26 | R611 | RES | 23 | R794 | RES | 33 | XW29 | SHORT | 33 | | | | | | | | | | | | | | | | | | | |
| | R435 | RES | 26 | R612 | RES | 17 | R799 | RES | 33 | XW30 | SHORT | 25 | | | | | | | | | | | | | | | | | | | |
| | R436 | RES | 26 | R613 | RES | 17 | R796 | RES | 33 | XW31 | SHORT | 32 | | | | | | | | | | | | | | | | | | | |
| | R437 | RES | 26 | R614 | RES | 17 | R797 | RES | 33 | XW32 | SHORT | 32 | | | | | | | | | | | | | | | | | | | |
| B | R438 | RES | 26 | R615 | RES | 17 | R799 | RES | 17 | XW34 | SHORT | 5 | | | | | | | | | | | | | | | | | | | |
| | R439 | RES | 26 | R616 | RES | 23 | R806 | RES | 25 | Y1 | CRYSTAL | 17 | | | | | | | | | | | | | | | | | | | |
| | R440 | RES | 26 | R617 | RES | 17 | R807 | RES | 25 | Y2 | CRYSTAL | 14 | | | | | | | | | | | | | | | | | | | |
| | R441 | RES | 26 | R618 | RES | 8 | R808 | RES | 25 | Y3 | CRYSTAL,4PIN | 29 | | | | | | | | | | | | | | | | | | | |
| | R442 | RES | 26 | R619 | RES | 8 | R817 | RES | 25 | Y4 | CRYSTAL | 29 | | | | | | | | | | | | | | | | | | | |
| | R443 | RES | 27 | R620 | RES | 8 | R818 | RES | 19 | Y5 | CRYSTAL,4PIN | 26 | | | | | | | | | | | | | | | | | | | |
| | R444 | RES | 27 | R621 | RES | 8 | R819 | RES | 19 | T21 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R445 | RES | 26 | R622 | RES | 8 | R823 | RES | 19 | T22 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R446 | RES | 28 | R623 | RES | 8 | R824 | RES | 19 | T23 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R447 | RES | 28 | R624 | RES | 8 | R825 | RES | 19 | T24 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| A | R448 | RES | 28 | R625 | RES | 8 | R826 | RES | 19 | T25 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R451 | RES | 28 | R626 | RES | 8 | R827 | RES | 19 | T26 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R454 | RES | 25 | R627 | RES | 8 | R828 | RES | 19 | T27 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R456 | RES | 22 | R628 | RES | 8 | R829 | RES | 19 | T28 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R458 | RES | 22 | R629 | RES | 8 | R830 | RES | 19 | T29 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R459 | RES | 22 | R631 | RES | 33 | R832 | RES | 19 | T30 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R460 | RES | 22 | R632 | RES | 17 | R833 | RES | 19 | T31 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R461 | RES | 28 | R633 | RES | 25 | R835 | RES | 19 | T32 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R462 | RES | 22 | R634 | RES | 33 | R836 | RES | 19 | T33 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R463 | RES | 22 | R635 | RES | 33 | R837 | RES | 19 | T34 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R464 | RES | 22 | R636 | RES | 17 | R838 | RES | 19 | T35 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R465 | RES | 28 | R637 | RES | 6 | R839 | RES | 19 | T36 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R466 | RES | 28 | R638 | RES | 8 | R840 | RES | 20 | T37 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R469 | RES | 22 | R639 | RES | 8 | R841 | RES | 21 | T38 | HOLZ_VIA | 4 | | | | | | | | | | | | | | | | | | | |
| | R470 | RES | 22 | R640 | RES | 8 | R842</ | | | | | | | | | | | | | | | | | | | | | | | | |